JPH0464467B2 - - Google Patents

Info

Publication number
JPH0464467B2
JPH0464467B2 JP60154515A JP15451585A JPH0464467B2 JP H0464467 B2 JPH0464467 B2 JP H0464467B2 JP 60154515 A JP60154515 A JP 60154515A JP 15451585 A JP15451585 A JP 15451585A JP H0464467 B2 JPH0464467 B2 JP H0464467B2
Authority
JP
Japan
Prior art keywords
oxide film
silicon
substrate
silicon oxide
chip package
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP60154515A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6215850A (ja
Inventor
Katsuzo Uenishi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Oki Electric Industry Co Ltd
Original Assignee
Oki Electric Industry Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Oki Electric Industry Co Ltd filed Critical Oki Electric Industry Co Ltd
Priority to JP60154515A priority Critical patent/JPS6215850A/ja
Publication of JPS6215850A publication Critical patent/JPS6215850A/ja
Publication of JPH0464467B2 publication Critical patent/JPH0464467B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/12Mountings, e.g. non-detachable insulating substrates
    • H01L23/14Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
    • H01L23/147Semiconductor insulating substrates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16135Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/16145Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/102Material of the semiconductor or solid state bodies
    • H01L2924/1025Semiconducting materials
    • H01L2924/10251Elemental semiconductors, i.e. Group IV
    • H01L2924/10253Silicon [Si]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/30107Inductance
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/3011Impedance
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/03Use of materials for the substrate
    • H05K1/05Insulated conductive substrates, e.g. insulated metal substrate
    • H05K1/053Insulated conductive substrates, e.g. insulated metal substrate the metal substrate being covered by an inorganic insulating layer
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/40Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/4038Through-connections; Vertical interconnect access [VIA] connections

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Waveguides (AREA)
JP60154515A 1985-07-13 1985-07-13 マルチチツプパツケ−ジ基板 Granted JPS6215850A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60154515A JPS6215850A (ja) 1985-07-13 1985-07-13 マルチチツプパツケ−ジ基板

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60154515A JPS6215850A (ja) 1985-07-13 1985-07-13 マルチチツプパツケ−ジ基板

Publications (2)

Publication Number Publication Date
JPS6215850A JPS6215850A (ja) 1987-01-24
JPH0464467B2 true JPH0464467B2 (en]) 1992-10-15

Family

ID=15585939

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60154515A Granted JPS6215850A (ja) 1985-07-13 1985-07-13 マルチチツプパツケ−ジ基板

Country Status (1)

Country Link
JP (1) JPS6215850A (en])

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2535623B2 (ja) * 1989-10-17 1996-09-18 株式会社東芝 樹脂封止半導体装置
GB2290171B (en) * 1994-06-03 1998-01-21 Plessey Semiconductors Ltd Inductor chip device
GB2290913B (en) * 1994-06-30 1998-03-11 Plessey Semiconductors Ltd Multi-chip module inductor structure
US6444499B1 (en) * 2000-03-30 2002-09-03 Amkor Technology, Inc. Method for fabricating a snapable multi-package array substrate, snapable multi-package array and snapable packaged electronic components

Also Published As

Publication number Publication date
JPS6215850A (ja) 1987-01-24

Similar Documents

Publication Publication Date Title
JP3267409B2 (ja) 半導体集積回路装置
US6380048B1 (en) Die paddle enhancement for exposed pad in semiconductor packaging
KR20020005475A (ko) 고주파 캐리어
KR20120012389A (ko) 필러를 포함하는 반도체 구조물
JPH04336702A (ja) パッケージ
US6507110B1 (en) Microwave device and method for making same
JP3674780B2 (ja) 高周波半導体装置
US6087721A (en) Semiconductor device with a high-frequency bipolar transistor on an insulating substrate
TWI237925B (en) High-frequency semiconductor device
JP4010881B2 (ja) 半導体モジュール構造
JPH0464467B2 (en])
US6933603B2 (en) Multi-substrate layer semiconductor packages and method for making same
JP2002009193A (ja) 半導体装置
JP2006510201A (ja) 高密度パッケージ相互接続ワイヤボンドストリップライン及びその方法
JPH09213730A (ja) 高周波用モジュール基板およびそれを用いた高周波電力増幅モジュール
JP2005209770A (ja) 半導体装置
KR100645655B1 (ko) 회로 칩
JP2982441B2 (ja) マイクロ波モノリシック集積回路
JPH0126109Y2 (en])
JPS6348129Y2 (en])
JP3831173B2 (ja) 半導体モジュール
JPS62269349A (ja) 半導体装置
JPS6215849A (ja) マルチチツプパツケ−ジ基板
JPH0427170Y2 (en])
JPS63213956A (ja) 半導体集積回路装置

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term